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Abstract 
In this letter, we report the fabrication and the electrical characterization of Vertical Gate All 
Around Field-Effect Transistors (GAA-FET) using non intentionally doped Silicon 
NanoWires (SiNWs) grown by Chemical Vapor Deposition (CVD) using the Vapor-Liquid-
Solid (VLS) mechanism as conduction channel. The SiNWs GAA-FET devices exhibited n-
channel type semiconductor behavior with a threshold voltage at room temperature around - 
1.15 V, a high ION/IOFF ratio up to 10
6 with a low IOFF current about 1 pA, a maximum 
transconductance (gm,max ~ 0.9 µS at VGS = -0.65 V and VDS = 1 V) and a minimum inverse 
subthreshold slope around 145 mV/decade. In light of these characteristics, these devices can 
be suitable for high performance, low power consumption components and especially for high 
density integration in integrated circuits (ICs) interconnections regarding to their 3D 
architecture. 
 
 
 
 
Introduction 
Bottom-up approach has opened a new route for building blocks of future device applications 
such as field effect transistors, laser diodes, photovoltaic devices[1-2]. The properties of 
nanowires have been widely studied mainly in planar configuration3, 4 but recently it has been 
demonstrated that it is possible to use them as the conduction channel of vertical FET with the 
bulk-nanowire epitaxial interface as a source or drain contact. Different materials have been 
investigated such as ZnO5, InAs6,7,8,9, and Si10, 11, 12, 13. One benefit of vertical integration is the 
possibility to build a wrapping gate with a cylindrical geometry which enhances the 
electrostatic gate coupling and improves the control of the gate potential in the wire body 
compared with planar devices. This configuration allows to build high performance and low 
power FET combined with a 3D integration providing a very promising way to increase the 
integration density on microelectronic circuits. Indeed the vertical integration offers a new 
option to integrate much more devices than in planar approach for the same surface area 
which is one of the mainstreams of microelectronics technology14. 
In this letter we report the fabrication and the electrical performance of a non-intentionally 
doped vertical SiNWs GAA FET using a generic process, which is also described. This 
process requires non critical lithographic steps and allows the interconnection of many 
nanowires at the same time. Electrical performances are discussed and technological 
improvements are proposed in order to obtain better devices characteristics. 
Experimental 
The starting material for NW growth was <111> -oriented n-type Si wafers (1 m.cm). In 
order to open windows for the localized deposition of NW catalyst, substrates were patterned 
using photolithography, resist wastes were cleaned with oxygen plasma at 450 W for 60 s and 
native oxide was removed by dipping into HF (10%) for 10 s. Gold colloids acting as catalysts 
for the VLS growth were then deposited onto the patterned substrates by drop casting a 
droplet of colloidal solution mixed with another droplet of HF (10%) to increase the colloid 
precipitation onto the surface. After 30 s the substrate was rinsed with deionised water and 
dried under nitrogen. Finally lift-off was used to remove the resist from the substrates and 
leave localized gold colloids (Fig. 1. (a)). SiNWs growth was performed in a CVD furnace at 
600°C using a 30 mTorr silane partial-pressure with H2 as carrier gas and 100 sccm HCl to 
inhibit the gold diffusion and 2D growth15. The as-grown vertically standing <111>-oriented 
NWs are typically 2.5 µm in length and 100 nm in diameter. Immediately after growth, gold 
catalyst was removed from the top of the wires using KI: I2 solution followed by a thermal 
oxidation in a Rapid Thermal Process (RTP) furnace at 800 °C under 2000 sccm of oxygen to 
create an uniform SiO2 layer leading to a SiO2 shell dielectric layer around 10 nm.  
As gate electrode a 70 nm thick Al film was deposited by sputtering. A photoresist was spin-
coated and a photolithography step was used to define gate pads. The photoresist was then 
etched-back to define the gate length. Using the resist as a mask, the Al was then etched from 
the top of the wire by wet etching as shown on Fig. 1(b). The wafer was coated with a 
polymer layer (Fig. 1 (d)), which was again etched-back to reveal the top of the wires. The 
drain contact was defined by photolithography, then thermal oxide was removed and the drain 
was metalized with Ti/Au. Gate contact was reached by a last oxygen plasma etch step using 
drain contact as a mask (Fig. 1 (c)). Finally, the gate length (LG) of all the devices was around 
1.5 µm.  
Discussion 
Typical output characteristic of a SiNWs GAA FET device is displayed in Fig. 2 (b). The 
mean diameter of the oxidized wires is about 115 nm. The FET has n-type behavior as 
verified from the conductance increase when we increase the gate voltage bias (Fig.2 (a)). We 
show that the subthreshold slope, which is a key parameter for low power switching 
applications, is around 145 mV/decade but is still more than twice the theoretical room 
temperature limit of 60 mV/decade. In fact, the thermal oxide being quite thin the explanation 
of this high value can be given by a poor Si/SiO2 interface and would be improved by a 
thermal annealing under forming gas. The ION/IOFF ratio which is the ratio of IDS at current 
saturation (ION) to IDS at depletion (IOFF) is close to 10
6 (Fig. 2 (a)). We would mention that 
this ION/IOFF ratio is the highest obtained for vertical GAA FET using un-doped silicon 
nanowires as a channel elaborated by CVD. Moreover the hysteresis effect during gate 
voltage sweep being very small gives to the device reproducible electrical characteristics. This 
hysteresis value does not vary with gate voltage sweep rate contrary to planar devices16, 17 
which is also relevant of the efficient passivation of the wires and most of all of their 
embedding in polymer. Despite of this good passivation this polymer could be the source of a 
highest hysteresis than air if the surface of the wire was not oxidized. Finally as shown on 
Fig.2 (a) the threshold voltage which is around -1.15 V, close to the silicon gap, with a 
maximum deviation of 15% does not change either with gate voltage sweep direction or rate 
as previously shown by13. Contrary to what has been observed in III/V nanowires12 the 
threshold voltage does not vary with VDS which is more suitable for reproducible behavior of 
the devices. 
The transconductance defined as gm=dIDS/dVGS is calculated to be close to 0.9 µS as shown in 
Fig. 3. The electron mobility is µ=gmLG²/(CoxNVDS), where LG is the gate length, N is the 
number of nanowires, and Cox is the gate capacitance for a single nanowire. The gate 
capacitance is expressed as Cox=20oxL/ln(rg/rnw), where 0 is the vacuum permittivity, ox is 
the dielectric constant of the gate oxide, rg is the inner radius of the gate electrode, and rnw is 
the nanowire radius. This calculus gives us an electron field-effect mobility from 1 to 11 
cm²/V.s with an average value of 7 cm²/V.s depending on the number of connected nanowires 
which is far from the bulk value (~1350 cm²/V.s). The main reason explaining the small value 
of µe is probably the high access resistance at the un-gated top part of the nanowires just 
below the drain contact which is about one third of the total channel length and this effect has 
already been pointed out by Björk et al12 and recently simulated by Karmalkar et al18. Such a 
resistive part in our devices could also explain the low current level observed in the ON state. 
This problem can be solved either using doped nanowires on their top part or using a silicided 
contact in order to control the length of the un-gated region of the wires. This point is under 
study. 
 
In summary we have shown that it is possible to build vertical SiNWs based GAA-FET with 
good electrical characteristics such as a low subthreshold slope of 145mV/decade, a high 
ION/IOFF ratio up to 10
6 which is the highest value reported for VLS grown undoped silicon 
nanowires vertical FET. Despite the fact this ratio is remarkably good it is still possible to 
improve it by playing on the contacts quality in order to obtain better carriers injection in the 
channel. Our devices exhibited low hysteresis effect demonstrating a good surface passivation 
of the nanowires. We confirm that improvements should be performed to obtain a better 
carriers mobility using either doped or silicided contacts in order to reduce the access 
resistance of the drain and also using forming gas annealing step to improve the Si/SiO2 
interface.  
 
Figure captions 
 
Figure 1 : Vertical SiNW transistor process flow illustration. (a) Si nanowire localized in a 
square of 20x20 µm². (b) 115 nm diameter oxidized Si nanowire with a 10 nm thermal SiO2 
shell and a 70 nm Al thick gate of 1.5 µm length. (c) Top view of a final device with gate and 
drain contacts after gate opening in oxygen plasma. d) Schematics of the gate-all-around 
transistor exhibiting a large un-wrapped region of 700 nm under the top contact. 
 
Figure 2 : (a) Drain-source current IDS versus gate voltage VGS at VDS = 1 V. The device 
exhibits an ION-IOFF current ratio of 10
6 and a threshold voltage of -1.15 V as shown in inset. 
(b) Output characteristic of an array of ten nanowires for different gate voltages. Both 
graphics clearly show that the channel of the device has n-type semiconductor behavior. 
 
Figure 3 : Transconductance of the device plotted versus the gate voltage for a VDS = 1 V. The 
maximum value gm,max = 0.9 µS is reported for VGS = -0.65 V  
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